
Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED

POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096

FIG. 1


FIRST EMBODIMENT



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED

POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096


FIG. 2



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED

POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096

REDUNDANT REPLACEMENT MEMORY



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED POWER CONSUMPTIONS

Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096

FIG. 4

TESTING CIRCUIT






FIG. 5



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED

POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096


FIG. 6



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096

FIG. 7

SECOND EMBODIMENT



Title: MEMORY CIRCUIT WITH REDUNDANT MEMORY CELL ARRAY ALLOWING SIMPLIFIED SHIPMENT TESTS AND REDUCED POWER CONSUMPTIONS Inventor: TANISHIMA et al. Application No. New Docket No. 108066-00096

REDUNDANT REPLACEMENT MEMORY FIG. 8 Vcc TEST **PRST** Q10 .SW1 LA0 RAdd0 **TESTB** FS0 LATCHB RM/LA0 0-01 **LATCH** MDB0 TEST_SW1 PRST-10 LA1 RAdd1 **TESTB** FS₁ **LATCHB** RM/LA1 [0-1 SW₂ LATCH MDB1 PRST. TEST .SW1 LA2 RRED **TESTB** FS3 **LATCHB** RM/LA2 IO-2 SW2 LATCH -MDB2